Adiabatic Technique For Energy Efficient Logic Circuits Design

Adiabatic Technique For Energy Efficient Logic Circuits Design

Abstract

The Energy dissipation in conventional CMOS circuits can be minimized through adiabatic technique. By adiabatic technique dissipation in PMOS network can be minimized and some of energy stored at load capacitance can be recycled instead of dissipated as heat.

But the adiabatic technique is highly dependent on parameter variation. With the help of TSPICE simulations, the energy consumption is analyzed by variation of parameter.

In analysis, two logic families, ECRL (Efficient Charge Recovery Logic) and PFAL (Positive Feedback Adiabatic Logic) are compared with conventional CMOS logic for inverter and 2:1 multiplexer circuits. It is find that adiabatic technique is good choice for low power application in specified frequency range

LANGUAGE USED:

VHDL

TOOLS REQUIRED:

Simulation: ModelSim XE III 6.4b.
Synthesis: XiLinx ISE 10.1.

<< back